Browse by author
Lookup NU author(s): Dr Alex Bystrov
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Asynchronous interfaces, being a popular way of dealing with timing closure problems in deep submicron SoCs, pose a serious problem for on-line testing. Their behavior is specified not as a traditional clocked automaton, but as an asynchronous protocol with timing which depends on the clocks of the communicating blocks, wire and gate delays. The problem is exacerbated by the use of non-encoded bundled data buses,whose transitions cannot be reliably detected, as opposed to very expensive self-timed data encodings. This paper presents a further development of our low-cost checkers for asynchronous handshake protocol, which now support bundled data and areinterfaced to the scan chains to assist diagnosis and debugging. Further reduction of area requirements for the delay elements, possibilities to define separate delays for each protocol phase, test results collection and checking the timing relationships betweenthe handshake and the data signals are discussed. An application of the data transition detectors to checking of synchronous SDR/DDR protocols is shown.
Author(s): Zeidler S, Bystrov A, Krstic M, Kraemer R
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: 16th IEEE International On-Line Testing Symposium (IOLTS)
Year of Conference: 2010
Pages: 261-267
Publisher: IEEE
URL: http://dx.doi.org/10.1109/IOLTS.2010.5560190
DOI: 10.1109/IOLTS.2010.5560190
Library holdings: Search Newcastle University Library for this item
ISBN: 9781424477241
