Browse by author
Lookup NU author(s): Emeritus Professor Satnam Dlay,
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
A fast CMOS VLSI device is described to execute the Data Encryption Standard (DES) algorithm. The device is known as the validated input security device (VISD) since it enables transmitted and received data to be validated through the use of parity checking. The device is directly compatible with most microprocessor families and it is also directly compatible with most DMA controllers. Full or partial parallelism can be used between encryption and input/output communication.
Author(s): Iliev V, Dlay SS, McLauchlan MR et al
Publication type: Article
Publication status: Published
Journal: IEE Proceedings E: Computers and Digital Techniques
Print publication date: 07/04/2010
ISSN (print): 0143-7062
ISSN (electronic): 1751-861X
Altmetrics provided by Altmetric