Browse by author
Lookup NU author(s): Dr Victor Khomenko,
Professor Maciej KoutnyORCiD,
Professor Alex Yakovlev
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
The behaviour of asynchronous circuits is often described by Signal Transition Graphs (STGs), which are Petri nets whose transitions are interpreted as rising and falling edges of signals. One of the crucial problems in the synthesis of such circuits is that of identifying whether an STG satisfies the Complete State Coding (CSC) requirement, e.g., by using model checking based on the state graph of an STG. In this paper, we avoid constructing the state graph of an STG, which can lead to state space explosion, and instead use only the information about causality and structural conflicts between the events involved in a finite and complete prefix of its unfolding. The algorithm is derived by adopting the Boolean Satisfiability (SAT) approach. This technique leads not only to huge memory savings when compared to methods based on state graphs, but also to significant speedups.
Author(s): Khomenko V, Koutny M, Yakovlev A
Editor(s): Lilius, J., Balarin, F., Machado, R.J.
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: 3rd International Conference on Application of Concurrency to System Design (ACSD 2003)
Year of Conference: 2003
Publisher: IEEE Computer Society
Notes: Selected as one of best papers of ACSD 2003.
Library holdings: Search Newcastle University Library for this item