Toggle Main Menu Toggle Search

Open Access padlockePrints

Designing Control Logic for Counterflow Pipeline Processor Using Petri Nets

Lookup NU author(s): Professor Alex Yakovlev



This paper approaches the problem of implementing an asynchronous control for a stage of the Sproull Counterflow pipeline processor (CFPP) as an exercise in combining two synthesis techniques recently developed for Petri nets. We first synthesise a number of Petri net models of the CFPP stage control from its original ""five-state-five-event"" description due to C. Molnar. Secondly, we implement these net models in asynchronous circuits, using two-phase and four-phase components. The latter stage involves synthesising circuits with arbitration elements from behavioural descriptions with internal conflicts. This exercise appears to be quite instructive in the sense that it helps to estimate the scope and power of formal methods and today's automatic tools in assisting the process of asynchronous design.

Publication metadata

Author(s): Yakovlev A

Publication type: Report

Publication status: Published

Series Title: Department of Computing Science Technical Report Series

Year: 1995

Pages: 24

Print publication date: 01/05/1995

Source Publication Date: May 1995

Report Number: 522

Institution: Department of Computing Science, University of Newcastle upon Tyne

Place Published: Newcastle upon Tyne