Browse by author
Lookup NU author(s): YUAN CHEN, Emeritus Professor Isi Mitrani, Dr Delong Shang, Dr Fei Xia, Professor Alex Yakovlev
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Concurrent processing has become the default mode of operation in on-chip systems. Silicon has become cheap enough for having hardware facilities to support very large scale concurrent processing on chip. As a result the availability and applicability of power is becoming more of a limiting factor than logic. However, the advantage of parallelism in reducing power consumption will soon become unrealistic because of the limited scope of reducing Vdd beyond threshold voltage, leaving the reduction of concurrency (through the partial shut-down of system blocks) as a realistic means of reducing power consumption when needed. A stochastic modelling approach is presented in this paper which can integrate the degree of concurrency as a parameter into power and latency analysis. This will facilitate a system design and management regime where the degree of concurrency is used as a means of control to achieve power and performance goals. ©2010 IEEE.
Author(s): Chen Y; Mitrani I; Xia F; Shang D; Yakovlev A
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems (ISCAS)
Year of Conference: 2010
Pages: 4129-4132
Publisher: IEEE
URL: http://dx.doi.org/10.1109/ISCAS.2010.5537601
DOI: 10.1109/ISCAS.2010.5537601
Library holdings: Search Newcastle University Library for this item
ISBN: 9781424453085
