Toggle Main Menu Toggle Search

Open Access padlockePrints

An FPGA-based Hardware Accelerator for Simulating Spatiotemporal Neurons

Lookup NU author(s): Dr Ghaith Tarawneh, Professor Jenny ReadORCiD


Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Publication metadata

Author(s): Tarawneh G, Read J

Publication type: Conference Proceedings (inc. Abstract)

Publication status: Published

Conference Name: 21st IEEE International Conference on Electronics Circuits and Systems (ICECS 2014)

Year of Conference: 2014

Pages: 618-621

Online publication date: 26/02/2015

Acceptance date: 01/01/1900

Publisher: IEEE


DOI: 10.1109/ICECS.2014.7050061

Library holdings: Search Newcastle University Library for this item

ISBN: 9781479942428