High temperature CMOS Circuits on Silicon Carbide

Ramsay, E; Breeze, J; Clark, D; Murphy, A; Smith, D; Thompson, R; Wright, S; Young, R; Horsfall, A

doi:10.4028/www.scientific.net/MSF.821-823.859

High temperature CMOS Circuits on Silicon Carbide

Downloads

Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Abstract

© (2015) Trans Tech Publications, Switzerland. This paper presents the characteristics and performance of a range of silicon carbide (SiC) CMOS integrated circuits fabricated using a process designed to operate at temperatures above 300°C. The properties of silicon carbide enable both n-channel and p-channel MOSFETS to operate at temperatures above 400°C and we are developing a CMOS process to exploit this capability. The operation of these transistors and other integrated circuit elements such as resistors and contacts is presented across a temperature range of 23°C to +400°C. We have designed and fabricated a wide range of test and demonstrator circuits. A set of six simple logic parts, such as a quad NAND and NOR gates, have been stressed at 300°C for extended times and performance results such as propagation delay drive levels, threshold levels and current consumption versus stress time are presented. Other circuit implementations, with increased logic complexity, such as a pulse width modulator, a configurable timer and others have also been designed, fabricated and tested. The low leakage characteristics of SiC has allowed the implementation of a very low leakage analogue multiplexer showing less than 0.5μA channel leakage at 400°C. Another circuit implemented in SiC CMOS demonstrates the ability to drive SiC power switching devices. The ability of CMOS to provide an active pull up and active pull down current can provide the charging and discharging current required to drive a power MOSFET switch in less than 100ns. Being implemented in CMOS, the gate drive buffer benefits from having no direct current path from the power rails, except during switching events. This lowers the driver power dissipation. By including multiple current paths through independently switched transistors, the gate drive buffer circuit can provide a high switching current and then a lower sustaining current as required to minimize power dissipation when driving a bipolar switch.