Toggle Main Menu Toggle Search

Open Access padlockePrints

Synthesis and optimization of asynchronous dual rail encoded circuits based on partial acknowledgement

Lookup NU author(s): Dr Yu Zhou, Professor Alex Yakovlev


Full text for this publication is not currently held within this repository. Alternative links are provided below where available.


© 2017 IEEE. In this paper, a systematic design flow for asynchronous dual-rail encoded circuits with a high timing robustness level is introduced. With this flow, a synchronous Boolean network can be translated into its asynchronous counterpart consisting of the so-called dual-rail encoded functional modules (DRFMs). Each dual-rail encoded variable in the target asynchronous circuit is partially acknowledged, and the overall circuit satisfies speed independent requirements. The translation process is formulated within integer programing framework and solved with efficient algorithms. In addition, methods for designing DRFMs and characterizing their propagation delays are discussed, as well as simulation techniques used for performance analysis of the target asynchronous circuit.

Publication metadata

Author(s): Zhou Y, Shi C, Deng Z, Yakovlev A

Publication type: Conference Proceedings (inc. Abstract)

Publication status: Published

Conference Name: 2017 IEEE 12th International Conference on ASIC (ASICON)

Year of Conference: 2018

Pages: 496-503

Online publication date: 11/01/2018

Acceptance date: 25/10/2017

Publisher: IEEE Computer Society


DOI: 10.1109/ASICON.2017.8252522

Library holdings: Search Newcastle University Library for this item

ISBN: 9781509066247