Browse by author
Lookup NU author(s): Dr Farhad Merchant
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
In the past decade, a lot of progress has been made in the design and evaluation of logic locking; a premier technique to safeguard the integrity of integrated circuits throughout the electronics supply chain. However, the widespread proliferation of machine learning has recently introduced a new pathway to evaluating logic locking schemes. This paper summarizes the recent developments in logic locking attacks and countermeasures at the frontiers of contemporary machine learning models. Based on the presented work, the key takeaways, opportunities, and challenges are highlighted to offer recommendations for the design of next-generation logic locking.
Author(s): Sisejkovic D, Reimann L, Moussavi E, Merchant F, Leupers R
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC 2021)
Year of Conference: 2021
Pages: 1-6
Online publication date: 17/11/2021
Acceptance date: 01/05/2021
ISSN: 2324-8432
Publisher: IEEE
URL: https://doi.org/10.1109/VLSI-SoC53125.2021.9606979
DOI: 10.1109/VLSI-SoC53125.2021.9606979
Library holdings: Search Newcastle University Library for this item
ISBN: 9781665426152