Toggle Main Menu Toggle Search

Open Access padlockePrints

Power-delay-area efficient modulo 2n+1adder architecture for RNS

Lookup NU author(s): Professor Said Boussakta


Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Publication metadata

Author(s): Patel R, Benaissa M, Boussakta S, Powel P

Publication type: Article

Publication status: Published

Journal: Electronics Letters

Year: 2005

Volume: 41

Issue: 5

Pages: 35-36

ISSN (print): 0013-5194

ISSN (electronic): 1350-911X

Publisher: The Institution of Engineering and Technology


DOI: 10.1049/el:20056837


Altmetrics provided by Altmetric