Synthesis of asynchronous hardware from Petri nets

Carmona, J; Cortadella, J; Khomenko, V; Yakovlev, A

doi:10.1007/978-3-540-27755-2_9

Synthesis of asynchronous hardware from Petri nets

Lookup NU author(s): Dr Victor Khomenko, Professor Alex Yakovlev

Downloads

Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Abstract

As semiconductor technology strides towards billions of transistors on a single die, problems concerned with deep sub-micron process features and design productivity call for new approaches in the area of behavioural models. This paper focuses on some recent developments and new opportunities for Petri nets in designing asynchronous circuits such as synthesis of asynchronous control circuits from large Petri nets generated from front-end specifications in hardware description languages. These new methods avoid using full reachability state space for logic synthesis. They include direct mapping of Petri nets to circuits, structural methods with linear programming, and synthesis from unfolding prefixes using SAT solvers. (78 References).