Toggle Main Menu Toggle Search

Open Access padlockePrints

A unified signal transition graph model for asynchronous control circuit synthesis

Lookup NU author(s): Professor Alex Yakovlev


Full text for this publication is not currently held within this repository. Alternative links are provided below where available.


Characterization of the behavior of an asynchronous system depending on the delay of components and wires is a major task facing designers. Some of these delays are outside the designer's control, and in practice may have to be assumed unbounded. The existing literature offers a number of analysis and specification models, but lacks a unified framework to verify directly if the circuit specification admits a correct implementation under these hypotheses. Our aim is to fill exactly this gap, offering both low-level (analysis-oriented) and high-level (specification-oriented) models for asynchronous circuits and the environment where they operate, together with strong equivalence results between the properties at the two levels. One interesting side result is the precise characterization of classical static and dynamic hazards in terms of our model. Consequently the designer can check the specification and directly decide if the behavior of any implementation will depend, e.g., on the delays of the signals described by such specification. We also outline a design methodology based on our models, pointing out how they can be used to select appropriate high and low-level models depending on the desired characteristics of the system. © 1996 Kluwer Academic Publishers.

Publication metadata

Author(s): Yakovlev A, Lavagno L, Sangiovanni-Vincentelli A

Publication type: Article

Publication status: Published

Journal: Formal Methods in System Design

Year: 1996

Volume: 9

Issue: 3

Pages: 139-188

Print publication date: 01/01/1996

ISSN (print): 0925-9856

ISSN (electronic): 1572-8102

Publisher: Springer


DOI: 10.1007/BF00122081


Altmetrics provided by Altmetric