Browse by author
Lookup NU author(s): Ian Bates,
Dr Graeme Chester,
Professor David Kinniment
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
The Codesign Finite State Machine (CFSM) formal model provides a suitable approach for the description of hardware/software systems. The POLIS tool from Berkeley implements the CFSM methodology but currently relies on the textually based Esterel specification language as a high level for the description of individual CFSMs. The designer must then use the Ptolemy simulator to interconnect the CFSM network and perform co-simulation. This paper describes work in progress in developing a system which instead aims to use StatemateTM, a statecraft based tool for seamless specification and co-simulation of the entire CFSM network, whilst using the POLLS tool for `C', VHDL code generation and performance estimation. This technique should give the clear advantages of using a graphical specification language together with a uniform co-simulation framework.
Author(s): Bates ID, Chester EG, Kinniment DJ
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: Seventh International Workshop on Hardware/Software Codesign (CODES'99)
Year of Conference: 1999
Publisher: Association for Computing Machinery
Library holdings: Search Newcastle University Library for this item