Toggle Main Menu Toggle Search

Open Access padlockePrints

Statistical probabilistic and multiple carry prediction approach for performance improvements for an estimated carry adder

Lookup NU author(s): Esmail Ashmila, Professor Satnam Dlay, Emeritus Professor Oliver Hinton


Full text for this publication is not currently held within this repository. Alternative links are provided below where available.


Recently a 32-bit asynchronous adder using a single probabilistic carry prediction attracted significant research interest worldwide. This paper demonstrates that the theory can be extended and theoretically, the adder can operate at the speed of a 16-bit addition for all inputs. Furthermore, this paper presents two carry control circuits for the 32-bit adder, to show that the performance enhancements for the proposed 32-bit adder. These are circuits are suitable for implementation in VLSI technology. The circuit has been simulated using HDL and the results are in line with the theory.

Publication metadata

Author(s): Hinton OR; Dlay SS; Ashmila EM

Editor(s): Rashid M.H., Rashid M.H.

Publication type: Conference Proceedings (inc. Abstract)

Publication status: Published

Conference Name: Proceedings of the IASTED International Conference on Circuits, Signals, and Systems

Year of Conference: 2003

Pages: 82-86

Publisher: IASTED

Library holdings: Search Newcastle University Library for this item

ISBN: 0889863512