ePrints

Modeling and verification of globally asynchronous and locally synchronous ring architectures

Lookup NU author(s): Sohini Dasgupta, Professor Alex Yakovlev

Downloads

Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Abstract

The goal of this paper is to demonstrate a prevalent global deadlock situation resulting from a local deadlock in a GALS ring architecture. We present a novel design for building systems which will be tolerant to such deadlocks arising in the local modules. This paper, concentrates on the modeling of the proposed design methodology and its correctness is proved with the help of a public domain verification tool.

Publication metadata

Author(s): Dasgupta S, Yakovlev A

Publication type: Conference Proceedings (inc. Abstract)

Publication status: Published

Conference Name: Design, Automation and Test in Europe

Year of Conference: 2005

Pages: 568-569

ISSN: 9780769522883

Publisher: IEEE Computer Society

URL: http://dx.doi.org/10.1109/DATE.2005.212

DOI: 10.1109/DATE.2005.212

Library holdings: Search Newcastle University Library for this item

ISBN: 0769522882

Share