ePrints

Moving from weakly endochronous systems to delay-insensitive circuits

Lookup NU author(s): Sohini Dasgupta, Professor Alex Yakovlev

Downloads

Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Abstract

We consider the problem of synthesizing the asynchronous wrappers and glue logic needed for the correct GALS implementation of a modular synchronous system. Our approach is based on the weakly endochronous synchronous model, which defines high-level, implementation-independent conditions guaranteeing correct desynchronization at the level of the abstract synchronous model. We can therefore factor the synthesis problem into (1) a high-level, implementation-independent phase insuring the weak endochrony of each synchronous module and (2) the actual wrapper synthesis phase, highly simplified by the high-level assumptions, yet flexible enough to produce various, efficient implementations. We focus here on the synthesis of delay-insensitive asynchronous wrappers from weakly endochronous synchronous modules, and show how this can be done for a simple DLX processor model. © 2006 Elsevier B.V. All rights reserved.

Publication metadata

Author(s): Dasgupta S, Potop-Butucaru D, Caillaud B, Yakovlev A

Publication type: Article

Publication status: Published

Journal: Electronic Notes in Theoretical Computer Science

Year: 2006

Volume: 146

Issue: 2

Pages: 81-103

ISSN (print): 1571-0661

ISSN (electronic):

Publisher: Elsevier BV

URL: http://dx.doi.org/10.1016/j.entcs.2005.05.037

DOI: 10.1016/j.entcs.2005.05.037

Altmetrics

Share