Browse by author
Lookup NU author(s): Yuan Chen,
Dr Fei Xia,
Dr Delong Shang,
Professor Alex Yakovlev
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
In this paper we present the architecture for virtual self-timed blocks. Being globally asynchronous locally synchronous (GALS) and lazy reactive processing units, such blocks target multi-processing on-chip systems where power consumption is an important factor. The architecture provides a hardware foundation which transparently supports the systematic organization of application-level activities (processes) and the efficient use of system resources. It further facilitates the seamless integration of IP cores into systems by enhancing the GALS paradigm and protecting clocked IP cores from the temporal nondeterminism in their environments. This work includes the basic design of the virtual self-timed block architecture, Matlab models of the important components involved, and demonstrative analyses in Matlab. © 2007 IEEE.
Author(s): Chen Y, Xia F, Shang D, Yakovlev A
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: 7th International Conference on Application of Concurrency to System Design, ACSD 2007
Year of Conference: 2007
Publisher: Institute of Electrical and Electronics Engineers
Library holdings: Search Newcastle University Library for this item