Browse by author
Lookup NU author(s): Dr Nick Coleman
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
We present several implementations of the modified a priori error-feedback least square lattice (EF-LSL) algorithm (see Carezia, A. et al., ICASSP, p.921-4, 2001) on the Virtex FPGA. Its computational parallelism and pipelinability are important advantages. Internally, the computations are based on the logarithmic number system (LNS). We compare 32-bit (SINGLE-ALU or DUAL-ALU version) and 20-bit (QUADRI-ALU versions). We show that the LNS implementation can outperform the standard DSP solutions based on 32-bit floating-point processors. (11 References).
Author(s): Coleman N; Albu F; Kadlec J; Fagan A
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: International Conference on Acoustics, Speech, and Signal Processing (CASSP)
Year of Conference: 2002
Library holdings: Search Newcastle University Library for this item