Browse by author
Lookup NU author(s): Dr Gordon Russell
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Check bit prediction is one of the schemes used to perform concurrent error detection in arithmetic and logic functions. It has been considered for parity codes, Bose's code, etc., and has been incorporated into some self checking processors. From literature survey to date, however, the only prediction method designed for Dong's code is for arithmetic functions as stated in A. Maanmar and G. Russell (1997). In this paper the mathematical equations for the check bit prediction of the logical functions using Dong's code, are outlined and the check bit prediction hardware described. (13 References).
Author(s): Maamar AH, Russell G
Publication type: Article
Publication status: Published
Journal: WSEAS Transactions on Circuits and Systems
Year: 2004
Volume: 3
Issue: 10
Pages: 2300-2305
ISSN (print): 1109-2734
Publisher: World Scientific and Engineering Academy and Society
Notes: Publisher: WSEAS, Greece.